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Abstract--This paper presents an analytical expression of the breakdown voltage of a high voltage 
implanted RESURF p-LDMOS device which uses the n ÷ buried layer as an effective device substrate. 
In this model, the doping profile of the buried layer is considered and discussed. The implant dose for 
the drift region to implement the RESURF principle is also described by this model. Results calculated 
from this model are verified by experimental v lues. 
1. INTRODUCTION 
The integration of the high voltage double-diffused 
MOS (DMOS) devices with bipolar, CMOS devices 
using BICMOS technology leads to wide applications 
like display drive, motor control and telecommunica- 
tion[l]. One of these DMOS devices is the lateral 
DMOS (LDMOS) on thin epitaxial layer. However, 
such devices have lower breakdown voltages due 
to the high electric fields at the surface, near the 
drain diffusion. The breakdown performance can be 
improved by introducing the RESURF principle[2] 
to reduce the surface fields, causing the breakdown 
to move into the drift-substrate junction under the 
drain. To implement the principle the drift region 
should be a pn junction with the substrate and 
the charge in the drift region should be accurately 
controlled by methods like ion implantation. 
In [3, 4], a complementary p-LDMOS device is 
proposed using BICMOS technology as shown in 
Fig. 1. The starting material is a p-type silicon wafer 
above which lies a lightly doped thin epitaxial layer 
of the same type. Such a p-p  ÷ substrate has the 
advantages of low latchup susceptibility and ease 
of isolation. To form a pn junction between the 
drift region and the substrate, the n + buried layer, 
necessary for the bipolar devices and the latch-up 
immunity, is at the meantime used as an effective 
substrate of the LDMOS device. Because of the 
buried layer up-diffusion, the drift region depth t d 
becomes much smaller. The lightly doped drift region 
of the device is then implanted by borons to adjust its 
charge according to the RESURF principle. Obvi- 
ously, the influence of the buried layer has to be 
considered. In this paper, a closed form of the 
breakdown voltage calculation for the RESURF 
device will be presented. Consequently, the dose 
condition of the p ÷ ion implantation for the drift 
charge adjustment will be obtained. Results from 
this model will be compared with the experimental 
values. 
2. MODEL DESCRIPTION 
It is known that when the RESURF principle is 
observed in the p-LDMOS device as shown in Fig. 1, 
the surface lectric field in the drift region is signifi- 
cantly reduced and as a result, the device breakdown 
is dominated by the drift-substrate junction under 
the drain. The limiting value of the composite 
p+pn ÷ junction breakdown voltage can be derived 
by considering it as a punched-through (PT) diode 
breakdown[4]. The concerned PT diode structure and 
the impurity profile used to derive the expression 
of the breakdown voltage are shown in Fig. 2. The 
doping concentration i the drain diffusion region 
is assumed infinite and the doping profile of the 
n + buried layer is exponential: N o = NAe a" (where 
x is in/am, and c~ is the impurity gradient parameter 
of the buried layer). Here, in order to simplify the 
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Fig. 1. Cross-section f the implanted RESURF p-LDMOS 
device structure. (NA= 5 × 10~4cm 3, tn + =0.5pm.) 
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Fig. 2. p +-drain/p-drift/n +-buried layer punched-through 
diode model and its impurity profile used for breakdown 
voltage calculation. 
problem, we assume that the doping concentration at 
x = 0 for n + side is equal to the doping value of the 
p-drift NA. 
Let us first consider the breakdown case of a 
parallel p-n + plane junction (without the p + drain), 
defined as a free junction. The Poisson’s equation to 
be solved is one-dimensional: 
d2V P(X) -__ 
dX2= Es’ (1) 
where 
P(X)= -d’L -x,<x<o 
p(x)=qN,=qN,e”” O<x<x, 
(2) 
where es is the permittivity of silicon, q is the elec- 
tron charge, x, and xp are the widths of the n-side 
and p-side depletion regions, respectively, when the 
junction is biased at its breakdown conditions. 
After solving eqn (1) with boundary conditions 
E( -x,) = 0 and E(x,) = 0, the electric field and 
potential distribution [defining V (0) = 0] become: 
E(x) = -(qN,/d(x + xp) 
E(x) = (qNA/ut,)(ea” - e”“n) -xp<x <O (3) O<X<X” 
and 
V(x)=(qNA/2~,)(x2+2xPx) -x,<xtO 
V(x) = (qNA/ccE,)(xeTXm -ee”L’/c( + I/a) 
o<x <x,. (4) 
Using Fulop’s formula for the effective ionization 
coefficient, the junction breakdown condition is given 
by the following ionization integral[5]: 
5 
x. 
A,E’(x)dx = 1, 
.+ 
(5) 
where A, = 1.8 x 10e3’ and E(x) is the field distri- 
bution in the depletion region of the junction. 
By solving eqns (l)-(5), the depletion widths x, and 
xp of the free junction can be obtained. 
If we now take the p + drain into account, we can 
see that the reverse biased depletion region at p-side 
will reach the highly doped drain region and result 
in the vertical punchthrough condition. In this 
situation, we assume that the maximum electric field, 
in the case of breakdown occurring at the metallurgi- 
cal junction x = 0, equals the so-called critical value 
Ecri,. To simplify the problem and consider in an 
idealized manner, we take EC,,, approximately equal 
to the maximum electric field of the former free p-n + 
plane junction, as discussed above, under breakdown 
conditions. Therefore, EC,, can be simply expressed 
as: 
EC,, = -y, (6) 
where xp is still the depletion width from a solution 
of eqns (l)-(5). 
For the PT diode, we re-solve eqn (I) with the 
boundary conditions E(0) = EC,, and E(x,) = 0. In 
this case the expression of the potential for the n-side 
is the same as that in eqn (4). This leads to the final 
expression for the diode punchthrough breakdown 
voltage V,, : 
VIM = V(X”) - V(-xp) 
where wp = t, - t,+td and I~+ are the drift and the 
drain diffusion depths, respectively. 
It should be emphasized that eqn (7) gives the 
maximum breakdown voltage that the device can 
achieve. It is only possible when the RESURF 
principle is implemented which requires the net of 
the charge in the drift region equal to those in the 
depleted region of the substrate when VBR is applied. 
Such a condition is not satisfied in our device due to 
its thin and lightly doped drift region. The charges in 
the drift region can be modified by a p + ion implan- 
tation and the implant dose can be obtained by: 
Ndore=N~(~~-td+~~+). (8) 
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Fig. 3. Breakdown voltages of the composite PT junctions 
asa function of impurity gradient parameter of the buried 
layer a for the two different drift depths I,,. N,,,., is the 
c&responding p + implant dose for thedrift chargemodifi- 
cation. 
RESURF p-LDMOS device 
Table 1. Breakdown voltages of the implanted RESURF LDMOS devices with 
different drift depth and impurity gradient parameter of the buried layer 
Parameters 
t d (gm) 3.2 4.2 3.3 4.1 
~t (U/am) 1.81 1.81 1.01 1.01 
VaR(V)ex p. I15.7+ 1.3 146.3_+ 2.0 148.4+0.6 159.3_+2.3 
VsR (V) cal. 117.5 142.0 142.0 159.8 
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3. RESULTS AND DISCUSSIONS 
In Fig. 3, the breakdown voltages VSR calculated 
by (7) of this PT composite junction are plotted as a 
function of the impurity gradient of the buried layer 
~t with the depth of the drift region td as a parameter. 
This figure shows that VBR increases with the increase 
of td and the decrease of ~. It implies and will be 
further verified that the above model is more accurate 
than that assuming an abruptly buried layer-drift 
region junction where ~t becomes infinite. 
Figure 3 also gives the values of the implant dose 
Noo~, derived by (8). We find that Noose is almost 
independent of td, but increases with ~t. We also find 
that, as ct changes from 1 to 2 #m -j, typical values in 
our investigation, the variation of Ndose is small. We 
should point out that the calculated Ado ~ represents 
a minimum rather than a definite dose, however, Ndo ~ 
cannot be too high. Otherwise, the p + implanted 
layer would become part of the drain, resulting in 
a lateral breakdown between the channel and the 
drain. To accurately deal with this problem, a two- 
dimensional nalysis is necessary. 
It should be mentioned that the assumption of 
the exponential doping profile of the buried layer 
in the above discussion is obtained approximately 
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Fig. 4. Map of equipotential lines in the drift region of the 
p-LDMOS devices in off-state when the drain voltages i
-150  V (a) without and (b) with the p + ion implantation. 
from the measurement of spreading resistance. 
We find that this assumption is quite effective at a 
first order within a range of x (x < 5 #m) from the 
junction. 
In this experiment, the p + implant dose is chosen 
about 1.6 x 1012 cm -2. The implant energy is 50 keV 
and the depth following the drive-in is about 0.3 #m 
thereby forming a very abrupt profile at the surface. 
To avoid the horizontal breakdown between the 
channel and the drain, the drift length is chosen 
much larger than its depth. Table 1 shows the calcu- 
lated and the experimental breakdown voltages in the 
implanted RESURF LDMOS devices with different 
values of td and ~. The comparison shows a very good 
agreement. 
To demonstrate the effect of the application of the 
RESURF principle to our devices, we calculate 
the equipotential lines in the drift region with and 
without he p + ion implantation. The calculation is
made numerically using boundary element method[6]. 
It is obvious that when using the p + implant, the 
surface lectric field is reduced ue to the spreading 
of the equipotential lines between the channel and the 
drain. 
4. CONCLUSION 
An analytical calculation model of the break- 
down voltage of a high voltage implanted RESURF 
p-LDMOS device on the n + buried layer substrate 
is presented. With this model, the implant dose for 
the drift region can be predicted. Results from this 
model agree well with the experimental values. The 
presented model can provide a first-order insight 
into the factors affecting the device breakdown per- 
formance and is very useful for the design of the 
p-LDMOS using BICMOS technology. 
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